

Bipolar Model Standardization Mextram 503.2

W.J. Kloosterman

J.C.J. Paasschens

D.B.M. Klaassen


Philips Research Laboratories, Eindhoven

© Philips Electronics N.V. 1999

- Introduction
- Extended Mextram circuit model
- Results
 - process A
 - * Mextram 503.2
 - * Current and charge at onset of quasi-saturation Mextram 504.0
 - process C
 - process D
 - process E
- Remarks

- bipolar vertical NPN/PNP compact transistor model
- discrete and integrated circuit model
- analog/digital, RF/power applications
- low/high voltage, low/high frequency
- Survey of modelled effects
 - modelling of I_c including high injection, bias dependent Early effect
 - modelling of I_b including non ideal base current
 - charge storage effects
 - explicit modelling inactive regions (parasitic PNP)
 - extensive modelling of the collector region including quasi-saturation, hot carrier effect, avalanche multiplication
 - temperature effect

- noise modelling
- geometric scaling rules are not part of the model
(in contrast with MOS compact models)
- public domain since 1993
 - http://www.semiconductors.philips.com/Philips_Models/
 - documentation
 - source code
- new release in june 2000



- substrate resistance R_{sub} (depending on circuitry)
- self-heating is a feature of the in-house circuit simulator


$$T_{dut} = \text{TEMP} + R_{th} \cdot (I_C \cdot V_{ce} + I_b \cdot V_{be})$$


process A: Single Poly BiCMOS process


emitter size: $0.6 \times 5.4 \mu m$

double base contact, $R_p = 10k\Omega$


maximum cut off frequency f_T : 10 GHz at 5 Volt V_{ce}
(6 GHz at 500 mV V_{ce})













Process A: foutput-vbe Vbe=0.65 Temp=25, 50, 75, 125, 150 Mextram 503.2 (9)




Process A: foutput-vbc Vbc=0.65 Temp=25, 50, 75, 125, 150 Mextram 503.2 (10)









Base widening starts when internal b-c junction becomes forward biased; i.e. $V_{B_2C_2} = V_{d_c}$. We can calculate the current I_{ck} where this happens;


$$I_{ck} = \frac{V_{d_c} - V_{B_2C_1}}{SCR_{C_v}} \cdot \frac{V_{d_c} - V_{B_2C_1} + I_{hc} \cdot SCR_{C_v}}{V_{d_c} - V_{B_2C_1} + I_{hc} \cdot R_{cv}}$$





Now this current can be used to determine when Q_{bc} and Q_{epi} should start to increase. This then determines the position of the top of f_T .

possible solution:





$$Q_{bc} + Q_{epi} = \tau_{xi} \cdot \left(\frac{x_i}{W_{epi}} \right)^2 \cdot I_c$$

$$\frac{x_i}{W_{epi}} = 1 - \frac{1}{1 + a_{xi} \cdot \ln \left\{ 1 + \exp \left[\frac{I_c / I_{ck} - 1}{a_{xi}} \right] \right\}}$$





Process A: $V_{ce}=0.8$ $f=1$ GHz, Temp=25 $^{\circ}$ C, 50, 75, 125, 150 Mextram 504.0 (16)




process C: NPN on SOI, no parasitic PNP → zero substrate current


emitter size: $1.0 \times 5. \mu m$

double base contact, $R_p = 12k\Omega$



maximum cut off frequency f_T : 10 GHz at 6 Volt V_{ce}

large amount of self-heating: $R_{th} = 2500^\circ C / W$





Process C: Temp=27 f=993MHz Vce= 0.5 □, 1.0, 2.0, 6.0 Volt Mextram 503.2 (20)



process D: NPN of a double poly BiCMOS process
with selective implanted collector (SIC)







emitter size: $0.55 \times 3.45 \mu m$

single base contact, $R_p = 9k\Omega$


f_T : 25 GHz at 1 Volt V_{ce}

F_{max} : 25 GHz at 0.9 Volt V_{ce}





Process D: fgummel+rgummel Temp=-50, 25, 62.5, 137.5, 200 Mextram 503.2 (22)



Process D: Temp=25, freq=1.8GHz, Vce=0.2, 0.4, 0.9, 1.5 Volt Mextram 503.2 (23)









Process D: Temp=25, freq=1.8GHz, Vce=0.2, 0.4, 0.9, 1.5 Volt Mextram 503.2 (24)




process E: NPN of a BiCMOS process

emitter size: $0.6 \times 4.8 \mu m$

Sheet resistance base, $R_p \approx 10k\Omega$



Process E: $V_{cb}=0.0V$, $V_{be}=0.7, 0.8, 0.9, 1.0$ Volt Temp=21.4 Mextram 503.2 (27)



- We have characterized 5 of the 6 transistors
 - Mextram 503.2 parameter set
 - + substrate resistance + self-heating parameters
 - simulated data for all measurements are provided
- Current data of process B (SiGe) can not be used for benchmarking
DC and AC data are measured on different wafers in time.
At least 2 parameter sets are needed
- Request to place simulated data + parameters of VIBIC, Hicum and Mextram on CMC web site in the same format and filenames as the measured data.
- Benchmarking of Mextram 504 will be done for the same data sets.